



UNITED STATES PATENT AND TRADEMARK OFFICE

MN

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/755,120	01/09/2004	Shinichiro Kobayashi	9319S-000614	9376
27572 7590 05/14/2007 HARNES, DICKEY & PIERCE, P.L.C. P.O. BOX 828 BLOOMFIELD HILLS, MI 48303			EXAMINER WANG, HARRIS C	
			ART UNIT 2139	PAPER NUMBER
			MAIL DATE 05/14/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/755,120	KOBAYASHI, SHINICHIRO	
	Examiner	Art Unit	
	Harris C. Wang	2139	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 January 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 is/are rejected.
- 7) ☒ Claim(s) 1 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>3/28/2006</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claim 1 is pending

Specification

- 2.

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

- 3.

Claim 1 is objected to because of the following informalities: Line 4, Applicant writes "externally-input" yet later in the same claim Applicant writes "externally input." Applicant claims "comparing the externally input key with keys output from the first to N-th storage sections" twice in claim 1. Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 4.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 1 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claims are generally narrative and indefinite, failing to conform with current U.S. practice. They appear to be a literal translation into English from a foreign document and are replete with grammatical and idiomatic errors.

The Applicant claims "storing an externally-input key or data at a received address in key-and data writing." It is unclear whether the "received address" is received with the input key and data or that the "received address" is just the address the key and data are received at. Furthermore it is unclear what the phrase "in key-and data writing" is defining. The claim has already identified that the key and data are stored at an address.

The Applicant claims "storing an externally-input key or data at a received address in key-and data writing." A few lines later the Applicant claims, "when a key or data is not stored at a received address..." It is not clear how the case "when a key or data is not stored at a received address" can occur when the Applicant explicitly claims that the key and data are stored at a received address.

The Applicant claims “when the externally input key matches the keys...externally outputting data output from a storage section which outputs the key that matches the externally input key, among the first to N-th storage sections, in key-and-data reading from the first to N-th storage sections”

It is unclear what exactly is “among the first to N-th storage sections,” or what “in key-and-data reading from the first to N-th storage sections” is in regards to.

The Applicant repeatedly uses the phrase “among the first to N-th storage sections” in Claim 1. It is unclear what being among sections means. Furthermore the term “among” is considered indefinite.

Applicant claims “when the second signal is received from the M-th (M is a natural number equal or less to N) comparison section, storing the externally input data at the first address in the M-th storage section.” Applicant then claims “when a second signal is received from the L-th (L is a natural number equal to or less than N) comparison section, storing the externally input data at the second address in the L-th storage section.” If both M and L are natural numbers equal to or less than N, and in both cases a second signal is received from the comparison section, it is unclear how in one case the input data is stored at the first address and in the next case the input data is stored at the second address, when both M and L can possibly be the same number.

Similarly Applicant claims “when the second signal is not received from any of the first to N-th comparison sections and the third signal is received from one or more of the first to N-th comparison sections” twice. The first time the key and data are stored “at the first address in the first storage section obtained when a storage obtained...[when] the first to N-th storage sections are arranged in a first order.” The second time the key and data are stored “at the second address in the first storage section obtained....[when] the first to N-th storage sections are arranged in a second order.” The claim is indefinite because the same situation results in two different results.

Furthermore, the first to N-th storage sections being arranged in “a first order” and then later in “a second order” is indefinite. There is nothing that distinguishes the first order from the second order.

The Applicant claims “the comparison sections.... outputting a second signal...from the first to N-th storage sections.” It is unclear how the comparison section can output a signal *from* the storage section.

The Applicant claims “when a second signal is received from the Mth (M is a natural number to or less than N) comparison section, storing the externally input data at the first address in the M-th storage section; when a second signal is not received...storing the externally input key and data at the first address...among the first to N-th storage sections.” If the external data is stored at a first address in the M-th

Art Unit: 2139

storage section when the second signal is received, and external data is stored among the first to N-th storage sections when the second signal is not received, then it is conceivable that M can be the same as N. Therefore it is unclear how M is different from N if two opposite conditions can result in the storing of external data in the same storage sections.

The Applicant claims "a first processing section: sending the first address to the first to N-th storage sections...when the second signal is not received from any of the first to N-th comparison sections....sending the second address to the first to N-th storage sections." The Applicant then claims "a second processing section: sending the first address to the first to N-th storage sections; and when the second signal is not received from any of the first to N-th comparison sections, sending the second address to the first to N-th storage sections."

Claim Rejections - 35 USC § 102

5.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Greene (6434662).

Regarding Claim 1,

Art Unit: 2139

Greene teaches a semiconductor apparatus for storing a key and data, comprising:

first to N-th (N is a natural number equal to or greater than two) storage sections having first to N-th storage capacities, respectively, the storage sections:

storing an externally-input key or data at a received address

and when a key and data are stored at a received address, outputting the key and data; *("it is possible that the search key is not the same as the key stored in the table, but is an "alias" to that key, that just happens to hash to the same bucket. Therefore, even when a single candidate search result is found, the key stored in the table must be compared against the input search key to resolve such aliases" Column 2, lines 7-13). The Examiner interprets that the externally input key is different than the key and data stored at the address. It is inherent that in order to compare the input search key with the candidate search result the stored key and data must be outputted.*

and when a key or data is not stored at a received address, outputting a first signal indicating that a key or data is not stored at the received address, *("the first memory location can be a null entry that includes data indicating that there is no stored data that is associated with the corresponding input key, or with any input key that hashes to that address" Column 4, lines 21-25)*

first to N-th comparison sections, the comparison sections:

comparing the externally input key with keys output from the first to N-th storage sections; (*An alias compare is then performed and the stored key value is tested against the input search key (step 214, Column 7, lines 30-35)*

and when the externally input key matches the keys output from the first to N-th storage sections, outputting a second signal indicating that the externally input key matches the keys output from the first to N-th storage sections; externally outputting data output from a storage section which outputs the key that matches the externally input key (*...if they match, associated data can be output (step 216) Column 7, lines 30-35*). (*an alias compare is done (step 214) and if there is a match (the address or key is not an alias), then the associated data fetched from the third memory can be output*) It is inherent that a signal must be sent before fetching the data from the memory.

and when the first to N-th storage sections output the first signals, outputting a third signal indicating that the first to N-th storage sections output the first signals, in key-and-data writing into the first to N-th storage sections; (*...if not, "no match" is output (step 210) based on the failed alias test* Column 7, lines 30-35). The Examiner interprets "no match" as the third signal.

a first calculation section performing a first calculation which associates the externally input key with a first address in many-to-one correspondence; (*A first hashing function maps the input key values into first output values. The number of first output values is smaller than the number of all possible key values.* Column 3, lines 55-57) (*The memory*

system 404 can include a first memory portion and a second memory portion. First memory portion 416 can include a number of entries that can be accessed according to address values generated by the first hash function calculator" Column 9, lines 7-10)

a second calculation section performing a second calculation which associates the first address with a second address in one-to-one correspondence; (*"a second small perfect hash function maps the set of colliding key values to second output values" Column 3, lines 60-62)* (*"Second memory portion 418 can include a number of entries that can be accessed according to address values that include outputs from the second hash function calculator 412" Column 9, lines 11-14)*

a first processing section operating when a key and data are written, the first processing section: (*"Processing system 402 can include a number of structures, such as general-purpose processor device that includes registers and arithmetic/logic circuits, and executes a series of instructions to calculate a first and/or second hashing functions." Column 8, 65-67, Column 9, lines 1-3)*

sending the first address to the first to N-th storage sections;

("The memory system 404 can include a first memory portion and a second memory portion. First memory portion 416 can include a number of entries that can be accessed according to address values generated by the first hash function calculator" Column 9, lines 7-10)

when the second signal is received from the M-th (M is a natural number equal to or less than N) comparison section, storing the externally input data at the first address in the M-th storage section; (*"The first memory portion 416 can include leaf entries with key and associated data information" Column 9, lines 20-21*) (*"A leaf pointer entry 106-2 can indicate that the system 100 holds exactly one key that hashes to the same bucket as the applied key value" Column 5, lines 28-31*). The Examiner interprets the second signal as a signal that is sent when the input key matches, as in the case of the leaf-entry.

when the second signal is not received from any of the first to N-th comparison sections and the third signal is received from one or more of the first to N-th comparison sections, storing the externally input key and data at the first address in the first storage section obtained when a storage section or storage sections that output the first signal among the first to N-th storage sections are arranged in a first order; (*"The first memory portion 416 can include...null entries like 420-3" Column 9, lines 20-23*) (*"In the event the data indicates a null value...a "no match" value is generated" Column 7, lines 24-25*). The Examiner interprets the "no match" value as the third signal. The Examiner interprets the first order as the order that the memory of Greene's apparatus is arranged in.

when the second signal is not received from any of the first to N-th comparison sections and the third signal is not received from any of the

first to N-th comparison sections, sending the second address to the first to N-th storage sections; (*"In the even no collision exists in the second store...a new chunk is built in a second store. In particular, pointers to key values and their associated data are written in chunk locations according to their corresponding second hashing function output values (step 320). Pointer information for the newly formed chunk is then written into the corresponding pointer...location in the first store (step 3222), thus completing the add of the new key to the system"* Column 8, lines 34-42) The Examiner interprets the second signal not received as no collisions existing in the second store. The Examiner interprets that at step 308 of figure 3, that a null signal (third signal) was not received by the comparison sections of the first store.

when the second signal is received from the L-th (L is a natural number equal to or less than N) comparison section, storing the externally input data at the second address in the L-th storage section; (*Fig. 4, shows the second memory 418 storing the externally input data at the second address, as seen in the chunk 422. The second signal inherently must be received if the entry is a chunk pointer.*)

and when the second signal is not received from any of the first to N-th comparison sections and the third signal is received from one or more of the first to N-th comparison sections, storing the externally input key and data at the second address in the first storage section obtained when a

storage section or storage sections that output the first signal among the first to N-th storage sections are arranged in a second order; (Second memory portion (*"In the even no collision exists in the second store...a new chunk is built in a second store. In particular, pointers to key values and their associated data are written in chunk locations according to their corresponding second hashing function output values (step 320). Pointer information for the newly formed chunk is then written into the corresponding pointer...location in the first store (step 3222), thus completing the add of the new key to the system"* Column 8, lines 34-42) The Examiner interprets the second signal not received as no collisions existing in the second store. The Examiner interprets that at step 308 of figure 3, that a null signal (third signal) was received by the comparison sections of the second store. The Examiner interprets the second order as the order that the memory of Greene's apparatus is arranged in.

and a second processing section operating when data is read, the second processing section:

sending the first address to the first to N-th storage sections; and when the second signal is not received from any of the first to N-th comparison sections, sending the second address to the first to N-th storage sections.

The Examiner interprets the second processing section to possess all the limitations of the first processing section, except that the second processing section operates when data is read and not written. ("first memory portion 416 can be a random access memory (RAM). Second memory portion can also be a RAM. Further, the first

Art Unit: 2139

and second memory portions may be different sections of the same RAM device”

Column 9, lines 15-19). Because RAM may either read or write, it is inherent that the processor be capable of operating both when data is read or written.

Conclusion

6.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Liu's Patent Application (US 2002/0138648).


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Harris C. Wang whose telephone number is 5712701462. The examiner can normally be reached on M-F 8-5:30, Alternate Fridays Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, AYAZ R. SHEIKH can be reached on (571)272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2139

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HCW


TAGHI ARANI
PRIMARY EXAMINER
5/10/07